

Novel Integration Technique for Flip-Chip Bonding Circuit in Wafer Scale Packaging



Rhonda Franklin Drayton (PI), Young Seek Cho
Electrical & Computer Engineering, University of Minnesota

DESCRIPTION OF WORK

- ◆ Characterization of Au-Sn alloys for flip-chip interconnect
- ◆ Improvement of transmission characteristic of conventional flip-chip interconnect


MAJOR OBSERVATIONS

- ◆ Return loss is improved by 20dB.
- ◆ Oscillation characteristics in insertion loss are removed in high frequency band.



Publication

- ◆ Y. S. Cho and R. F. Drayton, "Novel Integration Technique for Flip-Chip Bonding Circuit in Wafer Scale Packaging," IEEE AP-S International Symposium Digest, vol. 1, pp.57-60, July 2006.



(a) Conventional flip-chip Interconnect

(b) Locally matched flip-chip Interconnect